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(57)	 ABSTRACT
For a source-follower signal chain, the ohmic drop in the
selection switch causes unacceptable voltage offset, non-lin-
earity, and reduced small signal gain. For an op amp signal
chain, the required bias current and the output noise rises
rapidly with increasing the array format due to a rapid
increase in the effective capacitance caused by the Miller
effect boosting up the contribution of the bus capacitance. A
new switched source-follower signal chain circuit overcomes
limitations of existing op-amp based or source follower based
circuits used in column multiplexers and data readout. This
will improve performance of CMOS imagers, and focal plane
read-out integrated circuits for detectors of infrared or ultra-
violet light.
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ANALOG BUS DRIVER AND MULTIPLEXER
CROSS REFERENCE TO RELATED
APPLICATION
This application claims the benefit of U.S. provisional
patent application Ser. No. 60/691,529, filed Jun. 17, 2005 for
a "Linear and High-Speed Signal Chain for Readout Inte-
grated Circuits and CMOS Imagers" by Bedabrata Pain,
Bruce Hancock, and Thomas J. Cunningham, the disclosure
of which is incorporated herein by reference for all purposes
permitted by law and regulation.
STATEMENT REGARDING FEDERALLY
SPONSORED RESEARCH OR DEVELOPMENT
Subject matter disclosed in this specification was sup-
ported at least in part through the performance of work under
a NASA contract, and is subject to the provisions of Public
Law 96-517 (35 U.S.C. §202) in which the Contractor has
elected to retain title.
FIELD
The present disclosure relates to image sensors. In particu-
lar, it relates to the architecture of circuits for readout inte-
grated circuits and CMOS imagers and more particularly to
analog bus drivers and multiplexers.
BACKGROUND
The schematic block diagram of an image sensor 1 is
shown in FIG. 1. The image sensor 1 may be an integrated
visible CMOS imager or a readout integrated circuit (ROIC)
for infrared (IR) or ultraviolet (UV) detectors. The particular
image sensor 1 shown in FIG.1 is an integrated visible CMOS
imager that comprises a two-dimensional (2 -D) pixel array
10, one-dimensional array of column sample and hold circuits
20, and analog horizontal bus driver and multiplexer circuits
30. The row decoder and logic circuit arrays 40 and the
column decoder and logic circuit arrays 50 access the pixels
12 in the pixel array 10 for reading. If the image sensor 1 is an
ROIC, a two-dimensional pixel readout/multiplexer takes the
place of a 2 -D pixel array, because the sensing elements are
usually on a separate chip from the electronics described here,
but the rest of the circuits remain the same. The current
disclosure relates primarily to the analog horizontal bus
driver and multiplexer.
FIG. 2 shows the schematic for the CMOS imager/ROIC
architecture with a source-follower per detector architecture.
Individual pixels 12 of the 2 -D pixel array consists of a
photodiode 15 implemented with a reverse-biased p-n junc-
tion that is integrated on the same chip for a CMOS imager or
hybridized to the ROIC; and a source follower is comprised of
transistors M,, 14 (SF input FET), M,9, , 16 (select FET), and
M_,18 (reset FET).
The image sensor 1 operates in a column-parallel fashion
(i.e., a row at a time). To begin exposure, the pixels 12 in a
given row are reset by momentarily pulsing the line RST 11
high. Following exposure, the pixels 12 are readout in a
row-at-a-time fashion. For readout, a row is selected by
momentarily pulsing the line SEL 13 high. The source fol-
lower output from each pixel belonging to the row is available
over the column buses 17. The column-parallel outputs are
sampled by an array of bottom-of-column capacitors (C S) 21
by pulsing the line SHS 23 high. The pixels 12 are then reset
by momentarily pulsing the line RST 11 high, and the result-
2
ant outputs are again sampled on another array of bottom-of-
the-column capacitors (CR) 25 by pulsing the line SHR 27
high. The difference of the sampled voltages in each column
17 is the signal from each pixel 12, and is proportional to the
5 charge accumulation on each photodiode 15.
The sampled voltages in each column 17 (on the capacitors
21 (Cs) and 25 (CR)) are scanned out by using an analog
horizontal bus driver/multiplexer circuit. FIG. 3 shows a
schematic of two analog bus driver/multiplexer circuits 31
10 
and 33. The capacitors 21 (CJ and 25 (CR) in each column 17
are buffered by the analog horizontal bus driver circuits 31
and 33. The output of the analog horizontal bus driver circuits
31 and 33 in each column 17 drives the capacitance of the
15 horizontal buses 35 and 37 which feed, respectively, output
buffer amplifiers 38 and 39. The analog bus driver circuits 31
occur in pairs in order to differentially readout sampled volt-
ages from bottom-of-column capacitors 21 (CS) and 25 (CR)
in each column 17.
20 For a large format array, the analog horizontal bus driver
and multiplexer circuit 30 drives a large capacitance, and
needs to have excellent linearity, large signal swing, high
speed of operation, and near-ideal gain.
Accordingly, the two-dimensional pixel array is readout as
25 follows in a typical CMOS imager or a focal-plane readout
integrated circuit (IC) 1. First, the outputs of a row of pixels
12 are sampled in parallel at the bottom of the column 17. The
sampled values are then scanned out using electronic ampli-
fiers 38 and 39. The speed of column scanning determines the
30 readout rate. FIGS. 4 and 5 show the two most common
column amplifier schemes for reading out the pixel values.
Source-Follower Signal Chain
FIG. 4 shows the schematic diagram of a conventional
35 column source-follower signal chain. See R. H. Nixon, S. E.
Kemeny, B. Pain, C. O. Staller, and E. R. Fossum, "256x256
CMOS active pixel sensor camera-on-a-chip," IEEE Journal
of Solid-State Circuits, vol. 31, pp. 2046-2050, December
1996, the disclosure of which is incorporated by reference
40 herein for all purposes allowed by law and regulation.
As shown in FIG. 4, the pixel values sampled at the bottom
of the column 17 are stored on column capacitors 111 (Q.
The reference capacitors (CR), their associated FETs, and a
horizontal bus are omitted for the sake of simplifying the
45 diagram and discussion. The sampled values are then scanned
using a switched source-follower circuit 100 consisting of
M fas the input FET 105, MS,,, as the selection switch FET
110 controlledby a column-decoded digital signal, and M,, as
the load FET 115. While M f and MS,, are present in each
50 column cell buffering the sample-and-hold capacitor 21(Q,
there is only one load FET 115 (M,,), since only one column
is activated at a time during the scanning in order to provide
a signal to the horizontal bus 112.
The same structure is duplicated in order to readout the
55 signal in a differential fashion using the sample and hold
capacitors 25 (CR) (not shown in FIG. 4 but shown in FIGS. 2
and 3). In that case, the bottom-of-the-column sample-and-
hold capacitors 25 and 21 (CR and CS) consist of a pixel
reference level (VR) and a signal level (Vs) corresponding to
60 pixel potentials before and after photo-generated charges
have been accumulated.
The output of a particular column nVo,,(n) depends on the
voltage drops across the FETs 105 (M f) and 110 (MSe,). In
turn, they depend on the bias current I b as, and the width and
65 length ratio (W/L) of the respective FETs. For a given bias
current, Ib as, the output voltage for column of index n is given
by:
US 8,164,663 B2
3
2lb;as	
[ll
V ut(n) = V­ = VCs + V,,+	 "ll +A Vd,,, (Vc');
ppAf =ld'Cox.I LW r
where the index is dropped for simplicity, Vas is the sampled
voltage on the capacitor CS, Vto is the threshold voltage of Mf
W/L is the transistor width to length ratio, AVd P is the
voltage drop across the drain and source of the switch FET
MSei, R fis the transconductance factor for M f lt is the mobil-
ity of carriers in the channel, and Co, is the oxide capacitance
per unit area. Since i,,,, flows through the select FET 110
(MSei) as well, (assuming that FET 110 (Msei) is biased in the
linear region of FET operation), AVd P can be computed
from:
(bias = /used ' I(V( V0.1ut — Vtsed)' 	 — V) — 2 ' (V ut — V)2]	 [21
where VS is the voltage at the source of FET 105 (M f) and is
given by:
2lbies	 [31
V - VCs + V. +	 = V0.1  — AVd op (VCI)
Assuming that the effective threshold voltage V,,, changes
linearly with V,, the source-to-body voltage (as shown in
Equation 4-clearly an approximation introduced to simplify
analysis), Equation 2 can be solved to yield (with y being the
FET body coefficient):
1	 yV	 [41
V ut = 1 = Vro —
 _
2+Y
4
-continued
p	 pp	 l3f )zY ^ = Ysed rz f + ^jsed
5
where CL is the fixed load capacitance, and CB is the bus
capacitance, with C,dge being the parasitic capacitance along
the edge of the select FET 110 (MSei), and Cp,r is the parasitic
capacitance independent of the select FET 110 (MSei), Noo, is
io the number of columns, ^ is the ratio of current between the
output transient current and the bias current, WSei is the width
of the select capacitor 110 (MSei), and x is the setting factor,
that is, theratio of the settling time to the time constant (-7 for
0.1 % accuracy).
15 As shown in Equations 4 and 5, both output voltage and
readout time are strong functions of the bias current, as well
as the size of the column FETs 105 and 110 (M f and MSei).
Equation 4 also shows that the transfer function is extremely
non-linear, the non-linearity resulting from the ohmic voltage
20 drop across the FET switch 110 (MSei). This voltage drops
also causes a drastic reduction in the signal swing. Finally,
except in a handful of situations, for a given operating speed,
an increase in the W/L ratio of the switch FET 110 (MSei)
25 produces undesirable results: increase in both the required
bias current and non-linearity, and reduction in the output
voltage swing.
OPAMP Signal Chain
FIG. 5 shows a representative schematic of an opamp sig-
30 nal chain 120. The sample-and-hold capacitors 121 and 125
(CS and CR) are connected to the horizontal buses 135 and 137
through selection switches 128 (MSei). Unlike the source-
follower signal chain described above, the horizontal buses
135 and 137 are held at a virtual ground via opamp feedback
35 from the operational amplifier 131, and no do current flows
through the selection switches 128. Once a particular set of
column capacitors are selected, the charge in the capacitor is
transferred to the corresponding feedback capacitor 136 (Cf)
through the feedback action, producing an output:
40
CS Cx	 [61Vout = V ut — out = — .	 . [ VR — VSiCf Cg
45
where Vo,+(-) are the outputs from the two sides of the dif-
ferential signal chain, and VR and VS are the sampled pixel
outputs corresponding to the reset level and the signal level
respectively as discussed above in connection with FIG. 2. A
5o big advantage of the opamp signal chain is its ability to
provide accurate voltage gain, as shown in Equation 6, the
voltage gain being defined as two capacitor ratios that are
easy to implement using standard Very Large Scale Integra-
tion (VLSI) layout techniques.
55 Since no do current flows through the horizontal buses 135
and 137, the resistive drop issues are no longer of concern.
However, the bus capacitance (CB) significantly impacts the
setting time through the Miller effect, causing a drastic
increase in the opamp bias current with an increase C B. The
60 Miller effect refers to the multiplication of the capacitance
between input and output of an amplifier by a factor of
(1-A„), in which A„ is the open-loop voltage gain of the
operational amplifier. The capacitance will charge and dis-
charge with a current multiplied by (1-A„).
65 Assuming that a single stage design is employed to imple-
ment the opamp, the dependence of the required bias current
(Ib^^) to the column readout time (At,.ead) is given by:
U0+(1-2)2VS—(Y+2)'V'Vto+ 0—Y)'^b;as/used
YvV-1 = Vto + 2 e
The response time is determined by the time required to
charge the horizontal bus parasitic (CB) and load capacitance
(C,), and depends on the bias current (Ib^as) and the transcon-
ductance of the FET 105 (M f) and the channel resistance of
the select FET 110 (M,9e,). By adding the slewing and the
settling time together (assuming single pole response), the
dependence Ib ,, on the column readout time (At_,d) is given
by:
[bias = lR + 2 ^1 + 1 + 4 IR
	
[51
s
( CL + CB) -OV	 (CL +CB)2.X
/R	
S ' Otr..d	 [S	 2/8p?ff ' Otcead
CB = Nwd' (W,,, - Cadge + Cw,)
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It can be seen from the above equation that the opamp
signal chain does not suffer from any ohmic drop problems,
but the bias current required for a given readout time increases
rapidly with CB (the horizontal bus parasitic capacitance) due
to the Miller effect (captured in the expression for Q. Note
that a two-stage design will have qualitatively similar
response.
Design Problems
Both signal chain implementations face serious design
problems: the opamp chain suffering from the Miller effect
from the horizontal bus capacitance, and the source-follower
from MS,, sizing issues.
For the source-follower signal chain described in connec-
tion with FIG. 4, the problem is as follows. FIG. 6 shows that
the transfer function of the column source-follower driving
the horizontal bus has marked non-linearity. Reduction of
non-linearity requires operation with reduced bias current
and increased W/L ratio of the selection switch FET 110
(MS,,). However, even for W/L as large as 40/1, the transfer
function continues to exhibit non-linearity at low input volt-
age levels.
Increasing the MS,, size (thus increasing the W/L ratio)
results in a number of undesirable effects. Increasing the
width of MS,, increases the bus capacitance, because of the
increase in the source capacitance of MS,, connected to the
horizontal bus. For a fixed bias current, the readout rate and
hence the frame rate falls rapidly, the rapid fall resulting from
the fact that settling time is inversely proportional to the
trans-conductance (gm) of a FET (M f in this case), and the
transcondutance is proportional to the square root of the prod-
uct of Ib as and W/L ratio, as shown in Equation 8.
Sm « ^Ibi,'
[g]
FIG. 7 shows the simulated results of the effect of W/L ratio
of MS,, on the frame rate and the output voltage swing of the
source-follower. It shows that for small MS,, widths (W,,, in
µm), the frame rate is high reaching a maximum around
WS Z-2 M. As W,,, is increased, the frame rate falls rapidly,
due to (as explained above) an increase in the horizontal bus
capacitance. On the other hand, the output voltage swing (and
resultant non-linearity) shows an exactly opposite behavior:
voltage swing is unacceptably small for small WS,,.
FIG. 8 demonstrates this contradictory behavior even more
clearly both voltage swing and gain reducing rapidly as the
frame-rate is increased. The presence of the inverse relation-
ship between frame rate and voltage swing (and gain) makes
it very difficult to find a suitable operating point for this kind
of source-follower circuit, especially as the number of imager
pixels is increased.
Therefore, for a conventional source-follower driving the
horizontal bus, the voltage drop across MS,, precludes high
speed operation with sufficient voltage swing and linearity.
Although ohmic drops are not problems for the opamp
5 signal chain, its main problem is a rapid reduction in frame
rate for a fixed bias current, as WS,, size is increased. Since no
do current flows through MS,, (shown as switches 128 in FIG.
2), the output voltage swing and the transfer gain remains
unaffected by MS,, size. Therefore, the opamp signal chain
10 can be designed with small WS,, to minimize the bus capaci-
tance, and increase frame rate, without affecting the output
voltage swing or transfer gain.
However, an opamp signal chain has its limitations as well.
First, the opamp signal chain suffers from a larger increase
15 due to the Miller Effect from the horizontal bus capacitance.
This effect appears as a capacitance multiplier (see Equation
7). Therefore, for the value of WS,,, the effective bus capaci-
tance seen by the opamp is larger than that seen by a source-
follower circuit.
20 Secondly, an opamp based signal chain may provide
increased pixel fixed pattern noise, if the capacitors on the two
sides of the opamp (shown in FIG. 5) are not accurately
matched. Thirdly, compared with that in a source follower
circuit, noise in the opamp signal chain also increases as a
25 result of the Miller Effect.
Thus, the problems can be summarized as follows.
1. For a source-follower signal chain, the ohmic drop in
MS,, causes unacceptably small voltage swing, large non-
linearity, and reduced small signal gain at a given bias current
30 as the frame-rate is increased, especially for large format
arrays.
2. For an opamp signal chain, the output noise rises rapidly
while frame rate drops rapidly (at a fixed bias current) with
increasing the array format due to a rapid increase in the
35 effective horizontal bus capacitance caused by the Miller
effect.
SUMMARY
40 A switched source-follower design that does not require
direct current current flow through the selection switch MS,,
solves the above-mentioned problems. It overcomes the limi-
tations of existing opamp based or source-follower based
circuits used in column multiplexers and data readout. The
45 new signal chain circuit may be used to improve the perfor-
mance of CMOS imagers or readout integrated circuits
(ROIC) for infrared (IR) or ultraviolet (UV) detectors.
In an aspect of the circuits and methods disclosed herein,
an analog bus driver and multiplexer circuit for a detector
50 comprising an array of pixels is provided, the pixels being
read out by columns, the circuit comprising a switched
source-follower in each column connected by a bus common
to the columns.
In another aspect of the circuits and methods disclosed
55 herein, a detector of radiation is provided, comprising: an
array of pixels, wherein the pixels are read out by columns;
and at least one analog bus driver and multiplexer circuit for
readout, the circuit comprising: a switched source-follower in
each column connected to a bus common to the columns.
60 In yet another aspect of the circuits and methods disclosed
herein, a method is provided for readout of a detector com-
prising a focal plane array of pixels, wherein the pixels are
read out by columns, comprising the steps of: providing a
switched source-follower in each column followed by a
65 switched-capacitor gain stage common to the columns;
sequentially reading out each column by switching the
source-follower in each column to connect the source-fol-
	
(bias =2. S /R+ s ^'+ 1+4[R J1	 [7]Il 	 s J
(CL + CB) -AV	 Cx x/R	
S 'Otr..d	 [S 2&,-Dt2ead
CB = N_1 (cased' Ced,, + C,,)
l8" = /IC"( iwP^o ;
C,= C 
+ Cf -
 (CB +C,) Cf +CB +C, C Cf+CB+C,
Cf +CB +C,	 Cf	 - Y	 Cf
US 8,164,663 B2
7
lower output to a bus common to the columns; passing the
source-follower output through the bus to the switched-ca-
pacitor gain stage.
In still another aspect of the circuits and methods disclosed
herein, an analog bus driver and multiplexer circuit for an 5
imager is provided, the circuit comprising: a plurality of
columns, each column comprising a switched source-fol-
lower; and a switched capacitor gain stage common to the
plurality of columns, each source follower being connected to
the switched capacitor gain stage. 	 10
BRIEF DESCRIPTION OF DRAWINGS
The present invention will be understood and appreciated
more fully from the following detailed description taken in 15
conjunction with the drawings. The drawings are described
below.
FIG.1 is a schematic block diagram of an integrated visible
CMOS imager or readout integrated circuit (ROIC) 1 for
infrared (IR) or ultraviolet (UV) detectors. 	 20
FIG. 2 is a schematic for the CMOS imager/ROIC archi-
tecture with a source-follower per detector architecture.
FIG. 3 is a schematic of two analog bus driver/multiplexer
circuits.
FIG. 4 is a schematic of a column source follower signal 25
chain architecture.
FIG. 5 is a schematic of an opamp signal chain architecture.
FIG. 6 is a graph that shows the dependence of a p-channel
source-follower output voltage (solid lines) on bias current
IBS (dotted lines) on MS,, width.	 30
FIG. 7 is a graph that shows the dependence of frame rate
and output voltage for a source-follower signal chain as a
function of Msel (for minimum length of Msel) for three
different bias currents 0. 1, 0. 5, and 2 mA.
FIG. 8 is a graph that shows the dependence of output 35
voltage and gain on frame rate for a conventional surce-
follower driving a horizontal bus in which the bias currents
are 0. 1, 0. 5, and 2 mA, respectively.
FIG. 9 is a schematic of the architecture of a new column
signal chain according to a preferred embodiment, namely a 40
source-follower with access-switch based signal chain.
FIG. 10 is a schematic circuit diagram of the source-fol-
lower horizontal bus driver circuit of the preferred embodi-
ment according to FIG. 9.
FIG. 11 is a schematic circuit diagram of the source-fol- 45
lower horizontal bus driver circuit of the preferred embodi-
ment according to FIG. 9, in which the polarity of the tran-
sistors is reversed.
FIG. 12 is a schematic circuit diagram of an alternative
version of the source-follower horizontal bus driver circuit of 50
the preferred embodiment according to FIG. 9.
FIG. 13 is a graph that shows the dependence of the frame
rate (FPS) and the signal chain gain (gain) for three different
circuits: the conventional source-follower (sf), the conven-
tional opamp (op), and the in-column switched source fol- 55
lower (sfa) according to the present disclosure, for a mega-
pixel imager.
DETAILED DESCRIPTION OF PREFERRED
EMBODIMENTS	 60
In accordance with the present disclosure, an analog bus
driver and multiplexer comprising a switched source-fol-
lower circuit architecture is provided.
FIG. 9 shows the architecture of a switched source-fol- 65
lower bus driver 200 with access switches 215 for multiplex-
ing to the horizontal bus 213. It consists of a new switched
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source-follower 210 in each column (called an in-column
switched source to follower ("ICS2F")) followed by a single
switched capacitor gain stage 220. The switched capacitor
gain stages consists of gain setting capacitors 222 (C S) and
224 (Cf) and a high gain operational amplifier 226. This
architecture overcomes the problems associated with the two
signal chains (conventional source follower circuit and op-
amp signal chain circuit) described earlier.
First, in this implementation, no do current flows through
the selection switch 215 (MS,,), and therefore this circuit does
not suffer from ohmic drop issues that affect conventional
source-follower based signal chains. By eliminating the
ohmic drop in the multiplexing access switch 215, the output
voltage swing is increased, non-linearity is eliminated, and
the small signal gain will approach its ideal value unity (see
FIG. 13).
Secondly, since no do current flows through the selection
switch 215 (MS,,), its width can be reduced, minimizing the
horizontal bus capacitance, and speeding up the circuit speed
even with small bias currents.
Thirdly, there is only one switched capacitor gain stage 220
situated at the end of the horizontal bus. The input to the
switched capacitor gain stage 220 is a capacitor 222 and the
virtual ground of the operational amplifier within the gain
stage is not connected to the horizontal bus 213. The horizon-
tal bus 213 carries voltage as opposed to charge (as was the
case with the conventional opamp signal chain discussed
earlier). Hence the bus charging and discharging is not slowed
down by the Miller effect, allowing high speed horizontal bus
driver circuit (source follower in this case) operation even
with small bias currents.
FIG. 10 shows a preferred version of the schematic circuit
diagram of the source-follower horizontal bus driver circuit.
It consists of a switched source-follower 210 in each column
formed by FETs 212 (M f), 214 (M,,,), and 216 (Mid). Unlike
a conventional source-follower chain, the load FET 216 (Mid)
is in each column, and is selected by turning on the FET 214
(M,,,). Since the load FET 216 is in every column, a power
bus 211 runs across each column connecting to the sources of
load FETs 216 in every column. The source of the FET 212
(M f) constitutes the output of the source-follower. Each col-
umn output is connected to the horizontal bus 213 through the
composite access FET 218 (MSe,). Since the FETs 214 (M_,)
and 218 (MS,,) are turned off when a column is not selected,
the current draw is similar to that of a conventional source-
follower signal chain, while the elimination of ohmic drop
across the composite access FET 218 (MS,,) allows the width
of the composite access FET (MS,,) to be reduced to a mini-
mum, causing a significant reduction in the bus capacitance.
FIG. 11 shows a reversed polarity version 210' of the
switched source-follower circuit shown in FIG. 10, in which
each transistor is of opposite polarity to that shown in FIG. 10.
Accordingly, the load FET 216' is connected to the ground
bus 219 and the source-follower FET 212' connects to the
power bus 211.
In an alternate arrangement, it is also possible to eliminate
the power bus from running across all columns by moving the
load FET out of the column and using a bias bus 217, as shown
in the switched source-follower 210A shown in FIG. 12. In
this case, the bus capacitance remains small like that in the
circuit of FIG. 10, but the voltage drop across the FET 214
(M,,,) causes a reduction in voltage swing. The transistors in
this circuit may have reversed polarity as explained in con-
nection with FIG. 11.
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The output of the source-follower circuit 210 is given by:
2Ih
	
[9]
Vur = VC, +Vro+ A
The response time is determined by the time required to
charge the horizontal bus parasitic (CB) and load capacitance
(C,,,, f) [equal to CS in FIG. 9], and depends on the bias
current (1,j and the transconductance of the composite
access FET 218 M,,, By adding the slewing and the settling
time together (assuming single pole response), the depen-
dence Ib,,, on the column readout time (At_,,) is given by:
f	l 	 [10]
(bias = IR+Z1+ 1+4 IR
(Cd,,f + CB ) -OV	 (Cd­ f + CB )2 . X
/R	
S -Otr..d	 Is	 2,8f 'Otcead
CB = Nwd . ( W-1 . Gdge + Cpa )
In the circuit shown in FIG. 10, the noise contribution from
the composite access FET 218 (MS,,) is minimized as a result
of elimination of do current flow through it. Sampled noise in
this circuit is determined by the load capacitance and
transconductance of the input FET M,,, With the same sized
input FET, noise in this circuit is smaller than that in the
opamp signal chain by a factor F P, where
CL + CB	 [11]
[CR+Cr+CB
+C I ^ Ct +CB+CsI
L	 JLL	 r	 J
F, =
US 8,164,663 B2
The reduction in noise in the source follower signal chain is
due to the absence of the Miller effect that increases opamp
signal chain noise. Therefore, unlike that of opamp based
signal chain, the Miller multiplier term is absent from both the
bias current and noise, allowing the source-follower based
signal chain to simultaneously run faster and have lower
noise.
FIG. 13 shows the simulated dependence of frame rate and
signal chain gain on the size or width ("W­,") of the select
FET that connects. It indicates that of the three circuits, the
switched source-follower circuit architecture (ICS2F) circuit
("sfa") can operate with the highest frame rate (frames per
second or "FPS") for small WS,,, compared to the conven-
tional source follower signal chain ("sf'), while providing
unity gain at different WS,,, as in the case of the conventional
op amp signal chain circuit ("op"). As expected, the frame
rate for the ICS2F circuit reduces as WS,, is increased. With
increasing WS,,, the gain of a conventional source follower
signal chain ("sf') increases (approaches unity), but at the
cost of vastly reduced frame rates.
In conclusion, the switched source-follower circuit archi-
tecture (ICS2F) circuit provides several advantages com-
pared with the other two circuits.
Compared with a conventional source follower circuit, the
switched source-follower circuit architecture (ICS2F) circuit
provides higher operating speed, higher gain, improved lin-
earity, and lower noise.
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Similarly, compared with a opamp signal chain, the
switched source-follower circuit architecture (ICS2F) circuit
provides higher operating speed and lower noise.
While illustrative embodiments of the circuits and methods
5 disclosed herein have been shown and described in the above
description, numerous variations and alternative embodi-
ments will occur to those skilled in the art and it should be
understood that, within the scope of the appended claims, the
invention may be practised otherwise than as specifically
10 described. Such variations and alternative embodiments are
contemplated, and can be made, without departing from the
scope of the invention as defined in the appended claims.
What is claimed is:
1.An analog bus driver and multiplexer circuit comprising:
15 an array of pixels, the pixels being read out by columns,
each column comprising a source follower connected to
a first bus common to the columns through a selection
switch, and
a load switch such that a biasing current generated through
20 a second bus flows through the load switch and the
source follower without flowing through the selection
switch when a column is selected.
2. The analog bus driver and multiplexer circuit according
to claim 1, wherein the load switch is a plurality of dedicated
25 load switches, each dedicated load switch placed in a respec-
tive column.
3. The analog bus driver and multiplexer circuit according
to claim 2, wherein the biasing current establishes a current
path between the dedicated load switch and the source fol-
30 lower of a column when the column is selected, the current
pathbeing separate from a voltage output path of the selection
switch.
4. The analog bus driver and multiplexer circuit according
to claim 3, wherein the selection switch is connected between
35 the load switch and the source follower.
5. The analog bus driver and multiplexer circuit according
to claim 4, wherein the source follower, the selection switch
and the load switch are field effect transistors (FET).
6. The analog bus driver and multiplexer circuit according
40 to claim 5, wherein the selection switch is a composite access
FET comprising an n-type FET and a p-type FET, the n-type
FET being connected in parallel with the p-type FET.
7. The analog bus driver and multiplexer circuit according
to claim 2, further comprising a transistor between the load
45 switch and the source follower in a current path between the
load switch and the source follower.
8. The analog bus driver and multiplexer circuit according
to claim 2, wherein the second bus is a power bus.
9. The analog bus driver and multiplexer circuit according
50 to claim 8, wherein the power bus is connected to the load
switch.
10. The analog bus driver and multiplexer circuit according
to claim 8, wherein the power bus is connected to the source
follower.
55 11. The analog bus driver and multiplexer circuit according
to claim 1, wherein the load switch is a common load switch
common to the columns.
12. The analog bus driver and multiplexer circuit according
to claim 11, wherein a current path between the common load
60 switch and the source follower of a column when the column
is selected is separate from a voltage output path of the selec-
tion switch.
13. The analog bus driver and multiplexer circuit according
to claim 12, wherein the common load switch is operated
65 through a third bus.
14. The analog bus driver and multiplexer circuit according
to claim 12, wherein the selection switch is connected
US 8,164,663 B2
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between the load switch and the source follower but outside
the current path between the load switch and the source fol-
lower.
15.The analog bus driver andmultiplexer circuit according
to claim 14, wherein the source follower, the selection switch
and the load switch are field effect transistors (FET).
16.The analog bus driver and multiplexer circuit according
to claim 15, wherein the selection switch is a composite FET.
17.The analog bus driver andmultiplexer circuit according
to claim 11, further comprising a transistor between the load
switch and the source follower in a current path between the
load switch and the source follower.
18.The analog bus driver andmultiplexer circuit according
to claim 11, wherein the second bus is a power bus.
19.The analog bus driver andmultiplexer circuit according
to claim 18, wherein the power bus is connected to the com-
mon load switch.
20. The analog bus driver and multiplexer circuit according
to claim 1, wherein the array of pixels is on a focal plane.
21.A detector of radiation comprising the analog bus driver
and multiplexer circuit according to claim 1.
22. The detector of radiation of claim 21, wherein the array
of pixels of the analog bus driver and multiplexer circuit is on
a focal plane.
23. The detector of radiation of claim 22, further compris-
ing a one-dimensional array of column sample and hold cir-
cuits, row decoder and logic circuit arrays, and column
decoder and logic circuit arrays to access the pixels in the
array of pixels for reading.
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24. The detector of radiation of claim 21, wherein the
source follower in each column of the analog bus driver and
multiplexer circuit is connected to an operational amplifier.
25. The detector of radiation of claim 21, further compris-
5 ing a Miller effect reducing capacitor and an operational
amplifier having an operational amplifier input. wherein the
source follower is connected to the first bus, and the Miller
effect reducing capacitor is connected in series with the first
bus and is connected to the operational amplifier input.
10 26. The detector of radiation of claim 25, wherein the
Miller effect reducing capacitor is connected in series with
the first bus on one end and is connected to the operational
amplifier input on another end.
27. The detector of radiation of claim 25, wherein the
15 Miller effect reducing capacitor is connected with the selec-
tion switch in each column of the array of pixels.
28. The analog bus driver and multiplexer circuit of claim
1 further comprising:
a switched capacitor gain stage common to the columns,
20	 each source follower being connected to the switched
capacitor gain stage.
wherein the switched capacitor gain stage comprises an
operational amplifier and wherein the source follower is
connected through the operational amplifier to the first
25	 bus. the first bus being a voltage-carrying bus capaci-
tively coupled to the operational amplifier.
